

**ZAGORIN, O'BRIEN & GRAHAM, L.L.P.***Intellectual Property Attorneys*

401 WEST 15TH STREET, SUITE 870

AUSTIN, TEXAS 78701

TEL: (512) 347-9030

FAX: (512) 347-9031

INTERNET: [www.IP-Counsel.com](http://www.IP-Counsel.com)**FACSIMILE MESSAGE TRANSMITTAL**

<b>TO:</b>	Examiner, Connie C. Yoha	<b>PHONE #:</b>	
	Group Art Unit: 2818		
<b>FROM:</b>	Andrew C. Graham	<b>DATE:</b>	February 24, 2003
	Reg. No. 36,531		
<b>SUBJECT:</b>	Action Taken: Response to Office Action dated January 24, 2003		
	Application/Serial No.: 09/990,894		
	"INTEGRATED CIRCUIT MEMORY ARRAY WITH FAST TEST MODE UTILIZING MULTIPLE WORD LINE SELECTION AND METHOD THEREFOR"		
<b>YOUR REF:</b>		<b>OUR REF:</b>	023-0013
<b>FACSIMILE #:</b>	703-872-9318	<b>PAGES:</b>	4 (including this transmittal)
	(TC 2800 BF)		

**MESSAGE****FAX RECEIVED****FEB 24 2003****TECHNOLOGY CENTER 2800**

THE INFORMATION CONTAINED IN AND TRANSMITTED WITH THIS FACSIMILE MESSAGE IS INTENDED ONLY FOR THE PERSONAL AND CONFIDENTIAL USE OF THE RECIPIENT(S) IDENTIFIED ABOVE. THE INFORMATION MAY INCLUDE ATTORNEY-CLIENT COMMUNICATIONS, AND IF SO, MAY BE PRIVILEGED AS WELL AS CONFIDENTIAL. IF YOU, THE READER OF THIS MESSAGE, ARE NOT THE INTENDED RECIPIENT OR AN AGENT RESPONSIBLE FOR DELIVERY TO THE INTENDED RECIPIENT, YOU ARE HEREBY NOTIFIED THAT YOU HAVE RECEIVED THIS INFORMATION IN ERROR AND THAT ANY REVIEW, DISSEMINATION, DESTRUCTION OR COPYING THEREOF IS STRICTLY PROHIBITED. IF YOU HAVE RECEIVED THIS INFORMATION IN ERROR, PLEASE NOTIFY US IMMEDIATELY BY TELEPHONE AT (512) 347-9030 AND WE WILL ARRANGE FOR RETURN OF THE ORIGINAL MESSAGE. THANK YOU.

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Roy E. Scheuerlein

Title: INTEGRATED CIRCUIT MEMORY ARRAY WITH FAST TEST MODE  
UTILIZING MULTIPLE WORD LINE SELECTION AND METHOD  
THEREFOR

Application No.: 09/990,894

Filed:

November 16, 2001

Examiner: Connie C. Yoha

Group Art Unit:

2818

Atty. Docket No.: 023-0013

Box Non-Fee Amendment  
COMMISSIONER FOR PATENTS  
Washington, DC 20231**RESPONSE TO RESTRICTION REQUIREMENT**

This paper is responsive to an Office action dated January 24, 2003, having a shortened statutory period for response set to expire February 24, 2003.

Election of Invention

In response to the Examiner's Restriction Requirement, the undersigned provisionally elects Group I, being claims 1-39 and 50-54, with traverse.

AmendmentIn the Claims:

FAX RECEIVED

FEB 24 2003

TECHNOLOGY CENTER 2800

40. (Amended) The integrated circuit defined by claim 29 wherein:  
each memory cell comprises a passive element memory cell including an anti-fuse;  
the X-line circuit comprises a first X-line circuit;  
the first mode of operation comprises a read mode of operation;  
the second mode of operation comprises a test mode of operation;  
the first read circuit is for determining, in both the read and test modes of operation,  
whether an aggregate read current of the one or more selected memory cells